Home Hi-Rez Highway

New high resolution SACD releases, players and technology.

Well, not really......

...and this is because the different clocks, although multiples of 44.1K, need to be phase locked to the master. This calls for PLL based multipliers and/or dividers which can have up to 200 times or more jitter compared to the extremely simple single master clock oscillator.

Of course a lower jitter master clock oscillator would improve things, but will not solve the problem entirely, especially when it comes to older generation players featuring dividing or multiplying PLL chips with very poor jitter specifications.


Regards,
Alex


This post is made possible by the generous support of people like you and our sponsors:
  Kimber Kable  


Follow Ups Full Thread
Follow Ups


You can not post to an archived thread.